

What is claimed is:

- 1 1. A memory cell comprising:
2 a thyristor device including doped regions of opposite polarity;
3 a first word line providing read and write access to the memory cell; and
4 a second word line located adjacent to and separated by an insulative material from
5 at least one of the doped regions of the thyristor device and used for write operation
6 to the memory cell by enhancing the switching of the thyristor device from a high
7 conductance state to a low conductance state and from the low conductance state to
8 the high conductance state.
- 1 2. The memory cell of claim 1, further comprising a transistor, wherein the read and
2 write access is provided by the transistor with its gate forming at least part of the
3 first word line.
- 1 3. The memory cell of claim 2, wherein the transistor is a MOSFET transistor.
- 1 4. The memory cell of claim 1, wherein the second word line enhances the switching
2 of the thyristor device by substantially improving the switching speed of the
3 thyristor device from the high conductance state to the low conductance state.
- 1 5. The memory cell of claim 1, wherein the second word line is adapted to enhance
2 the switching of the thyristor device by substantially reducing the voltage
3 requirement of the thyristor device for switching from the low conductance state to
4 the high conductance state.
- 1 6. The memory cell of claim 1, wherein at least part of the cell is arranged in a
2 vertical configuration extending above a substrate surface.

- 1 7. The memory cell of claim 1, wherein at least part of the cell is arranged in a
2 vertical configuration extending below a substrate surface.
- 1 8. The memory cell of claim 1, wherein at least part of the cell is arranged in a planar
2 configuration parallel to a substrate surface.
- 1 9. The memory cell of claim 8, wherein the substrate surface is part of a silicon-on-
2 insulator substrate.
- 1 10. The memory cell of claim 2, wherein the transistor and the thyristor device are
2 arranged in a planar configuration parallel to a substrate surface.
- 1 11. The memory cell of claim 10, wherein the substrate surface is part of a silicon-on-
2 insulator substrate.
- 1 12. A memory array comprising:
2 a first and a second word line; and
3 a plurality of memory cells, each memory cell comprising a thyristor device
4 including doped regions of opposite polarity, wherein
5 the first word line providing read and write access to the memory cell; and
6 a portion of the second word line located adjacent to and separated by an
7 insulative material from at least one of the doped regions of the
8 thyristor device and used for write operation to the memory cell by
9 enhancing the switching of the thyristor device from a high
10 conductance state to a low conductance state and from the low
11 conductance state to the high conductance state.
- 1 13. The memory array of claim 12, wherein the memory cell further comprises a
2 transistor, and wherein the read and write access is provided by the transistor with
3 its gate forming at least part of the first word line.

- 1 14. The memory array of claim 13, wherein the transistor is a MOSFET transistor.
- 1 15. The memory array of claim 12, wherein the second word line enhances the
2 switching of the thyristor device by substantially improving the switching speed of
3 the thyristor device from the high conductance state to the low conductance state.
- 1 16. The memory array of claim 12, wherein the second word line enhances the
2 switching of the thyristor device by substantially reducing the voltage requirement
3 of the thyristor device for switching from the low conductance state to the high
4 conductance state.
- 1 17. The memory array of claim 12, wherein at least part of the memory cell is arranged
2 in a vertical configuration extending above a substrate surface.
- 1 18. The memory array of claim 12, wherein at least part of the memory cell is arranged
2 in a vertical configuration extending below a substrate surface.
- 1 19. The memory array of claim 12, wherein at least part of the memory cell is arranged
2 in a planar configuration parallel to a substrate surface.
- 1 20. The memory array of claim 19, wherein the substrate surface is part of a silicon-
2 on-insulator substrate.
- 1 21. The memory array of claim 13, wherein the transistor and the thyristor device are
2 arranged in a planar configuration parallel to a substrate surface.
- 1 22. The memory array of claim 21, wherein the substrate surface is part of a silicon-
2 on-insulator substrate.